# SPANSION ${ }^{\text {™ }}$ MCP 

Data Sheet


September 2003

This document specifies SPANSION ${ }^{T M}$ memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

## Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a SPANSION ${ }^{\top M}$ product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

## Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

## For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION ${ }^{\text {TM }}$ memory solutions.

## Stacked MCP (Multi-Chip Package) FLASH MEMORY \& SRAM CMOS <br> 64M (×16) FLASH MEMORY \& 8M (×16) SRAM <br> MB84SD23280FA/MB84SD23280FE-70

## ■ FEATURES

- Power supply voltage of 1.65 V to 1.95 V
- High performance

70 ns maximum access time (Flash)
70 ns maximum access time (SRAM)

- Operating Temperature $-30^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
- Package 73-ball FBGA


## ■ PRODUCT LINEUP

|  | Flash Memory | SRAM |
| :--- | :---: | :---: |
| Supply Voltage (V) | $\mathrm{V}_{\mathrm{ccf}^{*}}=1.8 \mathrm{~V}_{-0.15 \mathrm{~V}}^{+0.15 \mathrm{~V}}$ | $\mathrm{~V}_{\mathrm{ccs}}{ }^{*}=1.8 \mathrm{~V}_{-0.15 \mathrm{~V}}^{+0.15 \mathrm{~V}}$ |
| Max Address Access Time (ns) | 70 | 70 |
| Max $\overline{\mathrm{CE}}$ Access Time (ns) | 70 | 70 |
| Max $\overline{\mathrm{OE}}$ Access Time (ns) | 20 | 35 |

*: Both $\mathrm{V}_{\text {ccf }}$ and $\mathrm{V}_{\mathrm{ccs}}$ must be in recommended operation range when either part is being accessed.

## PACKAGE

| 73-ball plastic FBGA |
| :--- |
| (BGA-73P-M03) |

## MB84SD23280FA/MB84SD23280FE-70

## (Continued)

- FLASH MEMORY
- $0.17 \mu \mathrm{~m}$ process technology
- Simultaneous Read/Write operation (Dual Bank)
- FlexBank ${ }^{\text {TM }}$ *

Bank A: 16 M bit $(16 \mathrm{~KB} \times 4$ and $64 \mathrm{~KB} \times 31$ )
Bank B: 16M bit ( $64 \mathrm{~KB} \times 32$ )
Bank C: 16 M bit $(64 \mathrm{~KB} \times 32)$
Bank D: 16 M bit ( $16 \mathrm{~KB} \times 4$ and $64 \mathrm{~KB} \times 31$ )

- Minimum 100,000 program/erase cycles
- Sector Erase Architecture

Four 8 K words, a hundred twenty-eight 32 K words sectors.
Any combination of sectors can be concurrently erased. Also supports full chip erase.

- WP Input Pin

At VIL, allows protection of all sectors, regardless of sector protection/unprotection status At $\mathrm{V}_{\mathbf{H}}$, allows removal of sector protection

- Embedded Erase ${ }^{\text {TM } * 2}$ Algorithms

Automatically preprograms and erases the chip or any sector

- Embedded Program ${ }^{\text {TM } * 2}$ Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Automatic sleep mode

When address remain stable, the device automatically switches itself to low power mode

- Low Vcc write inhibit
- Erase Suspend/Resume Suspends the erase operation to allow a read data and/or program in another sector within the same device resumes the erase operation
- Sector Protection

Software command sector locking

- Please Refer to "MBM29BS64LF" Datasheet in Detailed Function


## -SRAM

- Power Dissipation

Operating: 50 mA Max
Standby : $15 \mu \mathrm{~A}$ Max

- Power Down Features using CE1s and CE2s
- Data Retention Supply Voltage: 1.0 V to 1.95 V
- CE1s and CE2s Chip Select
- Byte Data Control: $\overline{\mathrm{LB}}\left(\mathrm{DQ}_{7}\right.$ to $\left.\mathrm{DQ}_{0}\right)$, $\overline{\mathrm{UB}}\left(\mathrm{DQ}_{15}\right.$ to $\left.\mathrm{DQ}_{8}\right)$
*1: FlexBank ${ }^{\text {TM }}$ is a trademark of Fujitsu Limited, Japan.
*2: Embedded Erase ${ }^{T \mathrm{M}}$ and Embedded Program ${ }^{T \mathrm{M}}$ are trademarks of Advanced Micro Devices, Inc.


## MB84SD23280FA/MB84SD23280FE-70

PIN ASSIGNMENT

FBGA
(TOP VIEW)
Marking Side

(BGA-73P-M03)

## MB84SD23280FA/MB84SD23280FE-70

## PIN DESCRIPTION

## Pin Configuration

| Pin Name | Function | Input/Output |
| :---: | :--- | :---: |
| $\mathrm{A}_{18}$ to $\mathrm{A}_{0}$ | Address Inputs (Common) | I |
| $\mathrm{A}_{21}, \mathrm{~A}_{20}, \mathrm{~A}_{19}$ | Address Inputs (Flash) | I |
| $\mathrm{DQ}_{15}$ to $\mathrm{DQ}_{0}$ | Data Inputs/Outputs (Common) | $\mathrm{I} / \mathrm{O}$ |
| $\overline{\mathrm{CEf}}$ | Chip Enable (Flash) | I |
| $\overline{\mathrm{CE} 1 \mathrm{~s}}$ | Chip Enable (SRAM) | I |
| CE 2 s | Chip Enable (SRAM) | I |
| $\overline{\mathrm{OE}}$ | Output Enable (Common) | I |
| $\overline{\mathrm{WE}}$ | Write Enable (Common) | I |
| RDY | Ready Outputs (Flash) Open Drain Output | O |
| $\overline{\mathrm{UB}}$ | Upper Byte Control (SRAM) | I |
| $\overline{\mathrm{LB}}$ | Lower Byte Control (SRAM) | I |
| $\overline{\mathrm{RESET}}$ | Hardware Reset Pin (Flash) | I |
| $\overline{\mathrm{WP}}$ | Write Protect (Flash) | I |
| $\mathrm{N.C}$. | No Internal Connection | - |
| Vss | Device Ground (Common) | Power |
| $\mathrm{V}_{\mathrm{ccf}}$ | Device Power Supply (Flash) | Power |
| Vccs | Device Power Supply (SRAM) | Power |

## BLOCK DIAGRAM



## ■ DEVICE BUS OPERATIONS

## User Bus Operations

| Operation***3 | CEf | CE1s | CE2s | OE | WE | $\overline{\text { LB }}$ | $\overline{\text { UB }}$ | $\begin{aligned} & \mathrm{DQ}_{7} \text { to } \\ & \mathrm{DQ}_{0} \end{aligned}$ | $\begin{gathered} \mathrm{DQ}_{15} \text { to } \\ \mathrm{DQ}_{8} \end{gathered}$ | RESET | $\bar{W}{ }^{* 4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Full Standby | H | H | X | X | X | X | X | High-Z | High-Z | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |
| Output Disable | H | L | H | H | H | X | X | High-Z | High-Z | H | X |
|  |  |  |  | X | X | H | H | High-Z | High-Z |  |  |
|  | L | H | X | H | H | X | X | High-Z | High-Z |  |  |
|  |  | X | L |  |  |  |  |  |  |  |  |
| Read from Flash*2 | L | H | X | L | H | X | X | Dout | Dout | H | X |
|  |  | X | L |  |  |  |  |  |  |  |  |
| Write to Flash | L | H | X | H | L | X | X | Din | Din | H | H |
|  |  | X | L |  |  |  |  |  |  |  |  |
| Read from SRAM | H | L | H | L | H | L | L | Dout | Dout | H | X |
|  |  |  |  |  |  | H | L | High-Z | Dout |  |  |
|  |  |  |  |  |  | L | H | Dout | High-Z |  |  |
| Write to SRAM | H | L | H | X | L | L | L | Din | Din | H | X |
|  |  |  |  |  |  | H | L | High-Z | Din |  |  |
|  |  |  |  |  |  | L | H | Din | High-Z |  |  |
| Flash All Sector Write Protection ${ }^{* 4}$ | X | X | X | X | X | X | X | X | X | H | L |
| Flash Hardware Reset | X | H | X | X | X | X | X | High-Z | High-Z | L | X |
|  |  | X | L |  |  |  |  |  |  |  |  |

Legend: $\mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{H}=\mathrm{V}_{\mathrm{IH}}, \mathrm{X}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$. See "国DC CHARACTERISTICS" for voltage levels.
*1: Other operations except for this indicated table are prohibited.
*2: Do not apply $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{L}}, \overline{\mathrm{CE}} 1 \mathrm{~s}=\mathrm{V}_{\mathrm{IL}}$ and $\mathrm{CE} 2 \mathrm{~s}=\mathrm{V}_{\mathrm{H}}$ all at once.
*3: $\overline{\mathrm{WE}}$ can be $\mathrm{V}_{\mathrm{IL}}$ if $\overline{\mathrm{OE}}$ is $\mathrm{V}_{\mathrm{L}}, \overline{\mathrm{OE}}$ at $\mathrm{V}_{\mathrm{IH}}$ initiates the write operations.
*4: At $\overline{\mathrm{WP}}=\mathrm{V}_{\mathrm{L}}$, all sectors are protected.

## MB84SD23280FA/MB84SD23280FE-70

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Storage Temperature | Tstg | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Ambient Temperature with Power Applied | TA | -30 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Voltage with Respect to Ground All pins * | Vin | -0.3 | V ccf +0.1 | V |
|  | Vout | -0.3 | V ccs +0.1 | V |
| Vcof Supply * | Vccf | -0.2 | +2.5 | V |
| Vccs Supply * | Vccs | -0.5 | +2.5 | V |

*: Minimum DC voltage on input or I/O pins are -0.5 V . During voltage transitions, inputs may negative overshoot V ss to -2.0 V for periods of up to 20 ns . Maximum DC voltage on input and I/O pins are Vcc +0.5 V . During voltage transitions, outputs may positive overshoot to $\mathrm{Vcc}+2.0 \mathrm{~V}$ for periods of up to 20 ns .
WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Ambient Temperature | TA | -30 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Vccf Supply Voltages | Vccf | +1.65 | +1.95 | V |
| Vccs Supply Voltages | Vcos | +1.65 | +1.95 | V |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## MB84SD23280FA/MB84SD23280FE-70

## ■ DC CHARACTERISTICS*1,*2

| Parameter | Symbol | Test Conditions |  |  |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  | Min | Typ | Max |  |
| Input Leakage Current | ILI | Vin $=$ V ss to V ccf, V ccs |  |  |  | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| Output Leakage Current | ILo | Vout $=$ Vss to Vccf, Vccs |  |  |  | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| Flash Vcc Active Read Current *3 | Iccif | $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}, \overline{\mathrm{WEf}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 5 MHz |  | 12 | 16 |  |
|  |  |  |  |  | 1 MHz | - | 3.3 | 5 | mA |
| Flash Vcc Active Write Current *4 | Icc2f | $\overline{\mathrm{CE}} \mathrm{f}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{V}_{\mathrm{PP}}=\mathrm{V}_{\mathrm{IH}}$ |  |  |  | - | 15 | 40 | mA |
| Flash Vcc Active Current (Read-While-Program)*5 | Icc3f | $\overline{\mathrm{CE}} \mathrm{f}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  |  | - | 25 | 60 | mA |
| Flash Vcc Active Current (Read-While-Erase)* ${ }^{\star 5}$ | Icc4f | $\overline{\mathrm{CEf}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  |  | - | 25 | 60 | mA |
| SRAM Vcc Active Current | Icc1s | $\begin{aligned} & V_{c c s}=V_{c c s} \operatorname{Max}, \\ & \text { CE1s }=V_{I L}, C E 2 s=V_{H} \end{aligned}$ |  | $\text { tcycle }=10 \mathrm{MHz}$ |  | - | - | 50 | mA |
| SRAM Vcc Active Current | Icc2S | $\begin{aligned} & \overline{\mathrm{CE}} 1 \mathrm{~s}=0.2 \mathrm{~V}, \\ & \mathrm{CE} 2 \mathrm{~s}=\mathrm{V} c \mathrm{~S}-0.2 \mathrm{~V} \end{aligned}$ |  | tcycle = | 10 MHz | - | - | 50 | mA |
|  |  |  |  | tCYCLE | 1 MHz | - | - | 10 | mA |
| Flash Vcc Standby Current | Isb1f | $\begin{aligned} & \mathrm{V}_{\mathrm{ccf}}=\mathrm{V}_{\mathrm{ccf}} \mathrm{Max}, \overline{\mathrm{CEf}}=\overline{\mathrm{RESET}} \\ & =\mathrm{V}_{\mathrm{cc}} \pm 0.2 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{IN}} \leq 0.2 \mathrm{~V} \end{aligned}$ |  |  |  | - | 0.2 | 10 | $\mu \mathrm{A}$ |
| Flash Vcc Standby Current (Standby, RESET) *6 | Isbzf | $\mathrm{V}_{\text {ccf }}=\mathrm{V}_{\text {ccf }} \mathrm{Max}, \overline{\mathrm{RESET}}=\mathrm{V}_{\mathrm{IL}}$ |  |  |  | - | 0.2 | 10 | $\mu \mathrm{A}$ |
| SRAM Vcc Standby Current | IsB1S | $\overline{\mathrm{CE}} 1 \mathrm{~s} \geq \mathrm{Vccs}-0.2 \mathrm{~V}, \mathrm{CE} 2 \mathrm{~s} \geq \mathrm{Vccs}-0.2 \mathrm{~V}$ |  |  |  | - | - | 14 | $\mu \mathrm{A}$ |
| SRAM Vcc Standby Current | ISB2S | CE2s $\leq 0.2 \mathrm{~V}$ |  |  |  | - | - | 14 | $\mu \mathrm{A}$ |
| Input Low Level | VIL | - |  |  |  | -0.2 | - | 0.2 | V |
| Input High Level | VIH | - |  |  | Flash | Vccf-0.2 | - | Vccf+0.2 | V |
|  |  |  |  |  | SRAM | 1.6 | - | Vccs+0.2 | V |
| Flash Output Low Level | Vol | Flash | $\mathrm{Vccf}=\mathrm{V}$ ccf Min, $\mathrm{lol}=1.0 \mathrm{~mA}$ |  |  | - | - | 0.1 | V |
| SRAM Output Low Level |  | SRAM | $\mathrm{Vccs}=\mathrm{Vccs} \mathrm{Min}$, lol $=2.1 \mathrm{~mA}$ |  |  | - | - | 0.4 | V |
| Flash Output High Level | Vor | Flash | $\mathrm{V} \text { ccf }=\mathrm{V} \text { ccf Min, } \mathrm{I} \text { он }=-0.1 \mathrm{~mA}$ |  |  | Vccf-0.1 | - | - | V |
| SRAM Output High Level |  | SRAM | V ccs $=\mathrm{V} \operatorname{ccs} \mathrm{M}$ | Min, Іон = | $=-0.5 \mathrm{~mA}$ | Vccs-0.5 | - | - | V |
| Flash Low Vcc Lock-Out Voltage | Vıko |  | - |  |  | 1.0 | - | 1.4 | V |

*1: All voltage are referenced to Vss.
*2 : lout depends on the output load conditions.
*3 : The Icc current listed includes both the DC operating current and the frequency dependent component.
*4 : Icc active while Embedded Algorithm (program or erase) is in progress.
*5 : Embedded Algorithm (program or erase) is in progress. (@5 MHz)
*6 : Automatic sleep mode enables the low power mode when address remain stable for $t_{A c c}+60 \mathrm{~ns}$.

## MB84SD23280FA/MB84SD23280FE-70

AC CHARACTERISTICS

## - CE Timing

| Parameter | Symbol |  | Condition | Value | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Standard |  | Min |  |
| $\overline{\text { CE Recover Time }}$ | - | tccr | - | 0 | - |
| $\overline{\mathrm{CE}}$ Hold Time | - | tchold | - | 3 | - |

- Timing Diagram for alternating SRAM to Flash



## MB84SD23280FA/MB84SD23280FE-70

## SECTOR LOCK/UNLOCK COMMAND

The sector lock/unlock command sequence allows the system to determine which sectors are protected from accidental writes. When the device is first powered up, all sectors are locked. To unlock a sector, the system must write the sector lock/unlock command sequence. Two cycles are first written: addresses are don't care and data is 60 h . During the third cycle, the sector address (SLA) and unlock command (60h) is written, while specifying with address $A_{6}$ whether that sector should be locked ( $\mathrm{A}_{6}=\mathrm{V}_{\text {IL }}$ ) or unlocked ( $\mathrm{A}_{6}=\mathrm{V}_{1 H}$ ). After the third cycle, the system can continue to lock or unlock additional cycles, or exit the sequence by writing F0h (reset command).

- Flash Characteristics

Please refer to "■ 64M FLASH MEMORY for MCP 1.8 V ".

## - SRAM Characteristics

Please refer to "■ 8M SRAM for MCP 1.8 V".

## MB84SD23280FA/MB84SD23280FE-70

## 64M FLASH MEMORY for MCP 1.8 V

1. Flexible Sector-erase Architecture on FLASH MEMORY

- Sixteen 4 K words, and one hundred twenty-six 32 K words.
- Individual-sector, multiple-sector, or bulk-erase capability.

- FlexBank ${ }^{\text {TM }}$ Architecture

| Bank | Quantity | Size |
| :---: | :---: | :---: |
| A | 4 | 8 K words |
|  | 31 | 32 K words |
| B | 32 | 32 K words |
| C | 32 | 32 K words |
| D | 31 | 32 K words |
|  | 4 | 8 K words |

- Simultaneous Operation

| Case | Bank 1 Status | Bank 2 Status |
| :---: | :---: | :---: |
| 1 | Read mode | Read mode |
| 2 | Read mode | Autoselect mode |
| 3 | Read mode | Program mode |
| 4 | Read mode | Erase mode ${ }^{*}$ |
| 5 | Autoselect mode | Read mode |
| 6 | Program mode | Read mode |
| 7 | Erase mode * | Read mode |

* : By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.
Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, Bank C and Bank D. Bank Address (BA) meant to specify each of the Banks.


## MB84SD23280FA/MB84SD23280FE-70

## - Sector Address Table

| Bank | Sector | Sector Size | ( $\times 16$ ) Address Range |
| :---: | :---: | :---: | :---: |
| Bank D | SA0 | 8 Kwords | 000000h to 001FFFF |
|  | SA1 | 8 Kwords | 002000h to 003FFFh |
|  | SA2 | 8 Kwords | 004000h to 005FFFh |
|  | SA3 | 8 Kwords | 006000h to 007FFFh |
|  | SA4 | 32 Kwords | 008000h to 00FFFFh |
|  | SA5 | 32 Kwords | 010000h to 017FFFh |
|  | SA6 | 32 Kwords | 018000h to 01FFFFh |
|  | SA7 | 32 Kwords | 020000h to 027FFFh |
|  | SA8 | 32 Kwords | 028000h to 02FFFFh |
|  | SA9 | 32 Kwords | 030000h to 037FFFh |
|  | SA10 | 32 Kwords | 038000h to 03FFFFh |
|  | SA11 | 32 Kwords | 040000h to 047FFFh |
|  | SA12 | 32 Kwords | 048000h to 04FFFFh |
|  | SA13 | 32 Kwords | 050000h to 057FFFh |
|  | SA14 | 32 Kwords | 058000h to 05FFFFh |
|  | SA15 | 32 Kwords | 060000h to 067FFFh |
|  | SA16 | 32 Kwords | 068000h to 06FFFFh |
|  | SA17 | 32 Kwords | 070000h to 077FFFh |
|  | SA18 | 32 Kwords | 078000h to 07FFFFh |
|  | SA19 | 32 Kwords | 080000h to 087FFFh |
|  | SA20 | 32 Kwords | 088000h to 08FFFFh |
|  | SA21 | 32 Kwords | 090000h to 097FFFh |
|  | SA22 | 32 Kwords | 098000h to 09FFFFh |
|  | SA23 | 32 Kwords | 0A0000h to 0A7FFFh |
|  | SA24 | 32 Kwords | 0A8000h to 0AFFFFh |
|  | SA25 | 32 Kwords | OB0000h to 0B7FFFh |
|  | SA26 | 32 Kwords | 0B8000h to OBFFFFh |
|  | SA27 | 32 Kwords | 0C0000h to 0C7FFFh |
|  | SA28 | 32 Kwords | 0C8000h to 0CFFFFh |
|  | SA29 | 32 Kwords | 0D0000h to 0D7FFFh |
|  | SA30 | 32 Kwords | 0D8000h to 0DFFFFh |
|  | SA31 | 32 Kwords | 0E0000h to 0E7FFFh |
|  | SA32 | 32 Kwords | 0E8000h to 0EFFFFh |
|  | SA33 | 32 Kwords | 0F0000h to 0F7FFFh |
|  | SA34 | 32 Kwords | 0F8000h to OFFFFFh |

(Continued)

| Bank | Sector | Sector Size | ( $\times 16$ ) Address Range |
| :---: | :---: | :---: | :---: |
| Bank C | SA35 | 32 Kwords | 100000h to 107FFFh |
|  | SA36 | 32 Kwords | 108000h to 10FFFFh |
|  | SA37 | 32 Kwords | 110000h to 117FFFh |
|  | SA38 | 32 Kwords | 118000h to 11FFFFh |
|  | SA39 | 32 Kwords | 120000h to 127FFFh |
|  | SA40 | 32 Kwords | 128000h to 12FFFFh |
|  | SA41 | 32 Kwords | 130000h to 137FFFh |
|  | SA42 | 32 Kwords | 138000h to 13FFFFh |
|  | SA43 | 32 Kwords | 140000h to 147FFFh |
|  | SA44 | 32 Kwords | 148000h to 14FFFFh |
|  | SA45 | 32 Kwords | 150000h to 157FFFh |
|  | SA46 | 32 Kwords | 158000h to 15FFFFh |
|  | SA47 | 32 Kwords | 160000h to 167FFFh |
|  | SA48 | 32 Kwords | 168000h to 16FFFFh |
|  | SA49 | 32 Kwords | 170000h to 177FFFh |
|  | SA50 | 32 Kwords | 178000h to 17FFFFh |
|  | SA51 | 32 Kwords | 180000h to 187FFFh |
|  | SA52 | 32 Kwords | 188000h to 18FFFFh |
|  | SA53 | 32 Kwords | 190000h to 197FFFh |
|  | SA54 | 32 Kwords | 198000h to 19FFFFh |
|  | SA55 | 32 Kwords | 1A0000h to 1A7FFFh |
|  | SA56 | 32 Kwords | 1A8000h to 1AFFFFh |
|  | SA57 | 32 Kwords | 1B0000h to 1B7FFFh |
|  | SA58 | 32 Kwords | 1B8000h to 1BFFFFh |
|  | SA59 | 32 Kwords | 1C0000h to 1C7FFFh |
|  | SA60 | 32 Kwords | 1C8000h to 1CFFFFh |
|  | SA61 | 32 Kwords | 1D0000h to 1D7FFFh |
|  | SA62 | 32 Kwords | 1D8000h to 1DFFFFh |
|  | SA63 | 32 Kwords | 1E0000h to 1E7FFFh |
|  | SA64 | 32 Kwords | 1E8000h to 1EFFFFh |
|  | SA65 | 32 Kwords | 1F0000h to 1F7FFFh |
|  | SA66 | 32 Kwords | 1F8000h to 1FFFFFh |

(Continued)

## MB84SD23280FA/MB84SD23280FE-70

| Bank | Sector | Sector Size | ( $\times 16$ ) Address Range |
| :---: | :---: | :---: | :---: |
| Bank B | SA67 | 32 Kwords | 200000h to 207FFFh |
|  | SA68 | 32 Kwords | 208000h to 20FFFFh |
|  | SA69 | 32 Kwords | 210000h to 217FFFh |
|  | SA70 | 32 Kwords | 218000h to 21FFFFh |
|  | SA71 | 32 Kwords | 220000h to 227FFFh |
|  | SA72 | 32 Kwords | 228000h to 22FFFFh |
|  | SA73 | 32 Kwords | 230000h to 237FFFh |
|  | SA74 | 32 Kwords | 238000h to 23FFFFh |
|  | SA75 | 32 Kwords | 240000h to 247FFFh |
|  | SA76 | 32 Kwords | 248000h to 24FFFFh |
|  | SA77 | 32 Kwords | 250000h to 257FFFh |
|  | SA78 | 32 Kwords | 258000h to 25FFFFh |
|  | SA79 | 32 Kwords | 260000h to 267FFFh |
|  | SA80 | 32 Kwords | 268000h to 26FFFFh |
|  | SA81 | 32 Kwords | 270000h to 277FFFh |
|  | SA82 | 32 Kwords | 278000h to 27FFFFh |
|  | SA83 | 32 Kwords | 280000h to 287FFFh |
|  | SA84 | 32 Kwords | 288000h to 28FFFFh |
|  | SA85 | 32 Kwords | 290000h to 297FFFh |
|  | SA86 | 32 Kwords | 298000h to 29FFFFh |
|  | SA87 | 32 Kwords | 2A0000h to 2A7FFFh |
|  | SA88 | 32 Kwords | 2A8000h to 2AFFFFh |
|  | SA89 | 32 Kwords | 2B0000h to 2B7FFFh |
|  | SA90 | 32 Kwords | 2B8000h to 2BFFFFh |
|  | SA91 | 32 Kwords | 2C0000h to 2C7FFFh |
|  | SA92 | 32 Kwords | 2C8000h to 2CFFFFh |
|  | SA93 | 32 Kwords | 2D0000h to 2D7FFFh |
|  | SA94 | 32 Kwords | 2D8000h to 2DFFFFh |
|  | SA95 | 32 Kwords | 2E0000h to 2E7FFFh |
|  | SA96 | 32 Kwords | 2E8000h to 2EFFFFh |
|  | SA97 | 32 Kwords | 2F0000h to 2F7FFFh |
|  | SA98 | 32 Kwords | 2F8000h to 2FFFFFh |

(Continued)

## MB84SD23280FA/MB84SD23280FE-70

(Continued)

| Bank | Sector | Sector Size | (×16) Address Range |
| :---: | :---: | :---: | :---: |
| Bank A | SA99 | 32 Kwords | 300000h to 307FFFh |
|  | SA100 | 32 Kwords | 308000h to 30FFFFh |
|  | SA101 | 32 Kwords | 310000h to 317FFFh |
|  | SA102 | 32 Kwords | 318000h to 31FFFFh |
|  | SA103 | 32 Kwords | 320000h to 327FFFh |
|  | SA104 | 32 Kwords | 328000h to 32FFFFh |
|  | SA105 | 32 Kwords | 330000h to 337FFFh |
|  | SA106 | 32 Kwords | 338000h to 33FFFFh |
|  | SA107 | 32 Kwords | 340000h to 347FFFh |
|  | SA108 | 32 Kwords | 348000h to 34FFFFh |
|  | SA109 | 32 Kwords | 350000h to 357FFFh |
|  | SA110 | 32 Kwords | 358000h to 35FFFFh |
|  | SA111 | 32 Kwords | 360000h to 367FFFh |
|  | SA112 | 32 Kwords | 368000h to 36FFFFh |
|  | SA113 | 32 Kwords | 370000h to 377FFFh |
|  | SA114 | 32 Kwords | 378000h to 37FFFFh |
|  | SA115 | 32 Kwords | 380000h to 387FFFh |
|  | SA116 | 32 Kwords | 388000h to 38FFFFh |
|  | SA117 | 32 Kwords | 390000h to 397FFFh |
|  | SA118 | 32 Kwords | 398000h to 39FFFFh |
|  | SA119 | 32 Kwords | 3A0000h to 3A7FFFh |
|  | SA120 | 32 Kwords | 3A8000h to 3AFFFFh |
|  | SA121 | 32 Kwords | 3B0000h to 3B7FFFh |
|  | SA122 | 32 Kwords | 3B8000h to 3BFFFFh |
|  | SA123 | 32 Kwords | 3C0000h to 3C7FFFh |
|  | SA124 | 32 Kwords | 3C8000h to 3CFFFFh |
|  | SA125 | 32 Kwords | 3D0000h to 3D7FFFh |
|  | SA126 | 32 Kwords | 3D8000h to 3DFFFFh |
|  | SA127 | 32 Kwords | 3E0000h to 3E7FFFh |
|  | SA128 | 32 Kwords | 3E8000h to 3EFFFFh |
|  | SA129 | 32 Kwords | 3F0000h to 3F7FFFh |
|  | SA130 | 8 Kwords | 3F8000h to 3F9FFFh |
|  | SA131 | 8 Kwords | 3FA000h to 3FBFFFh |
|  | SA132 | 8 Kwords | 3FC000h to 3FDFFFh |
|  | SA133 | 8 Kwords | 3FE000h to 3FFFFFh |

## MB84SD23280FA/MB84SD23280FE-70

- Sector Protection Verify Autoselect Codes Table

| Type | $\mathrm{A}_{21}$ to $\mathrm{A}_{13}$ | $\mathrm{A}_{7}$ | $A_{6}$ | A5 | A4 | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | A0 | Code (HEX) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacture's Code | $B A^{* 2}$ | L | L | L | L | L | L | L | L | 04h |
| Device Code | $B A^{* 2}$ | L | L | L | L | L | L | L | H | 227Eh |
| Extended Device Code*1 | BA | L | L | L | L | H | H | H | L | 2224h |
|  | BA | L | L | L | L | H | H | H | H | 2201h |
| Sector lock/ unlock | Sector Addresses | L | L | L | L | L | L | H | L | 01h*2 |

Legend: $\mathrm{L}=\mathrm{V}_{\mathrm{IL}}, \mathrm{H}=\mathrm{V}_{\mathrm{I}}$. See "国DC CHARACTERISTICS" for voltage levels.
*1: A read cycle at address (BA) 01h outputs device code. When 227Eh is output, it indicates that two additional codes, called Extended Device Codes, will be required. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) OFh
*2: Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

## MB84SD23280FA/MB84SD23280FE-70

- Flash Memory Command Definitions

| Command Sequence | Bus Write Cycles Req'd | First Bus Write Cycle |  | Second Write Cycle |  | Third Write Cycle |  | Fourth Write Cycle |  | Fifth Write Cycle |  | Sixth Write Cycle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data | Addr. | Data |
| Read / Reset | 1 | XXXh | FOh | RA | RD | - | - | - | - | - | - | - | - |
| Read / Reset | 3 | 555h | AAh | 2AAh | 55h | 555h | F0h | RA | RD | - | - | - | - |
| Autoselect | 3 | 555h | AAh | 2AAh | 55h | $\begin{aligned} & (B A) \\ & 555 h \end{aligned}$ | 90h | - | - | - | - | - | - |
| Program | 4 | 555h | AAh | 2AAh | 55h | 555h | AOh | PA | PD | - | - | - | - |
| Chip Erase | 6 | 555h | AAh | 2AAh | 55h | 555h | 80h | 555h | AAh | 2AAh | 55h | 555h | 10h |
| Sector Erase | 6 | 555h | AAh | 2AAh | 55h | 555h | 80h | 555h | AAh | 2AAh | 55h | SA | 30h |
| Erase Suspend | 1 | BA | B0h | - | - | - | - | - | - | - | - | - | - |
| Erase Resume | 1 | BA | 30h | - | - | - | - | - | - | - | - | - | - |
| Fast Program | 2 | XXXh | A0 | PA | PD |  |  |  |  |  |  |  |  |
| Set to Fast Mode | 3 | 555h | AAh | 2AAh | 55h | 555h | 20h | - | - | - | - | - | - |
| Reset from Fast Mode *1 | 2 | BA | 90h | XXXh | F0h*2 | - | - | - | - | - | - | - | - |
| Sector Lock/Unlock | 3 | XXXh | 60h | XXXh | 60h | SLA | 60h | - | - | - | - | - | - |
| Query | 1 | $\begin{aligned} & \text { (BA) } \\ & 55 \mathrm{~h} \end{aligned}$ | 98h | - | - | - | - | - | - | - | - | - | - |

## Legend:

RA = Address of the memory location to be read.
PA = Address of the memory location to be programmed
Addresses are latched on the falling edge of the write pulse.
$S A=$ Address of the sector to be erased. The combination of $A_{21}, A_{20}, A_{19}, A_{18}, A_{17}, A_{16}, A_{15}$, and $A_{14}$ will uniquely select any sector.
$B A=$ Bank Address. Address setted by $A_{22}, A_{21}$ will select Bank $A, B a n k B, B a n k ~ C$ and Bank D.
SLA $=$ Address of the sector to be locked. Set sector address (SA) and either $A_{6}=1$ for unlocked or $A_{6}=0$ for locked.
RD = Data read from location RA during read operation.
PD = Data to be programmed at location PA. Data latches on the rising edge of write pulse.
CR = Configuration Register address bits $\mathrm{A}_{19}$ to $\mathrm{A}_{12}$.
*1: This command is valid during Fast Mode.
*2: The data "00h" is also acceptable.
Notes: • Address bits $\mathrm{A}_{21}$ to $\mathrm{A}_{11}=\mathrm{X}=$ " H " or "L" for all address commands except for PA, SA, BA.

- Bus operations are defined in " $\square$ DEVICE BUS OPERATION".
- Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.


## MB84SD23280FA/MB84SD23280FE-70

## 2. AC Characteristics

- Read Operations

| Parameter |  | Symbol |  | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | JEDEC | Standard | Min | Max |  |
| Access Time from $\overline{\mathrm{C}}$ | Low | - | tce | - | 70 | ns |
| Access Time *1 |  | - | tacc | - | 70 | ns |
| Output Enable to Out | Valid | - | toe | - | 20 | ns |
| Output Enable Hold Time | Read | - | tоен | 0 | - | ns |
|  | Toggle and $\overline{\text { Data }}$ Polling |  |  | 10 | - | ns |
| Output Enable to High-Z *2 |  | - | toez | - | 10 | ns |

*1 : Access Time is from the last of either stable addresses.
*2 : Not $100 \%$ tested.

- Hardware Reset ( $\overline{\text { RESET }}$ )

| Parameter | Symbol |  | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Standard | Min | Max |  |
| $\overline{\text { RESET Pin Low (During Embedded Algorithms) to }}$ Read Mode* | - | tready | - | 20 | $\mu \mathrm{s}$ |
| RESET Pin Low (NOT During Embedded Algorithms) to Read Mode* | - | tready | - | 500 | ns |
| RESET Pulse Width | - | trp | 500 | - | ns |
| Reset High Time Before Read* | - | tr ${ }^{\text {r }}$ | 200 | - | ns |
| RESET Low to Standby Mode | - | trpd | 20 | - | $\mu \mathrm{s}$ |

* : Not 100\% tested.


## - Erase/Program Operations

| Parameter | Symbol |  | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JEDEC | Standard | Min | Typ | Max |  |
| Write Cycle Time*1 | tavav | twc | 80 | - | - | ns |
| Address Setup Time*2 | tavwL | $\mathrm{t}_{\text {AS }}$ | 0 | - | - | ns |
| Address Hold Time*2 | twlax | $\mathrm{taH}^{\text {}}$ | 45 | - | - | ns |
| Data Setup Time | tovwh | tos | 45 | - | - | ns |
| Data Hold Time | twhdx | toh | 0 | - | - | ns |
| Read Recovery Time Before Write | tGHwL | tGHwL | 0 | - | - | ns |
| $\overline{\mathrm{CE}}$ Hold Time | twher | tch | 0 | - | - | ns |
| Write Pulse Width | terwh | twp | 50 | - | - | ns |
| Write Pulse Width High | twhwL | twph | 30 | - | - | ns |
| Latency Between Read and Write Operations | - | tspw | 0 | - | - | ns |
| Programming Operation*3 | twhwh 1 | twhwh 1 | - | 8 | - | $\mu \mathrm{s}$ |
| Sector Erase Operation*3, *4 | twhwh2 | twhwh2 | - | 0.5 | - | S |
| Chip Erase Operation*3,*4 |  |  | - | 67.0 | - |  |
| Vcc Setup Time | - | tvcs | 50 | - | - | $\mu \mathrm{s}$ |
| $\overline{\mathrm{CE}}$ Setup Time to $\overline{\mathrm{WE}}$ | telwl | tcs | 0 | - | - | ns |

*1 : Not 100\% tested.
*2 : Addresses are latched on the falling edge of $\overline{\mathrm{WE}}$.
*3 : See the "Erase and Programming Performance" section in "BDS64xF" datasheet for more information.
*4 : Does not include the preprogramming time.

## MB84SD23280FA/MB84SD23280FE-70

## 3. Erase and Programming Performance

| Parameter | Value |  |  | Unit | Comments |
| :--- | :---: | :---: | :---: | :---: | :--- |
|  | Min | Typ | Max |  | s |
| Sector Erase Time | - | 0.5 | 2.0 | Excludes programming <br> prior to erasure |  |
| Word Programming Time | - | 6 | 100 | $\mu \mathrm{~s}$ | Excludes system level <br> overhead |
| Chip Programming Time | - | 25.2 | 95 | s | Excludes system level <br> overhead |
| Erase/Program Cycle | 100,000 | - | - | cycle | - |

Note: Typical Erase Conditions: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\text {ccf }}=1.8 \mathrm{~V}$
Typical Program Conditions: $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}$ ccf $=1.8 \mathrm{~V}$, Data $=$ checker

## - Read Mode



Note: RA = Read Address, RD = Read Data.

- Reset Timings


Reset Timings NOT during Embedded Algorithms
Reset Timings during Embedded Algorithms


## MB84SD23280FA/MB84SD23280FE-70

## - Program Operation Timings

Program Command Sequence (last two cycles)
Read Status Data


Notes :- PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.

- "In progress" and "complete" refer to status of program operation in "MBM29BS64LF" Data sheet.
- $A_{21}$ to $A_{12}$ are don't care during command sequence unlock cycles.


## MB84SD23280FA/MB84SD23280FE-70

## - Chip/Sector Erase Command Sequence



Notes : - SA is the sector address for Sector Erase.

- Address bits $\mathrm{A}_{21}$ to $\mathrm{A}_{12}$ are don't cares during unlock cycles in the command sequence.


## MB84SD23280FA/MB84SD23280FE-70

## - $\overline{\text { Data }}$ Polling Timings (During Embedded Algorithm)



Note : VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, and Data Polling will output true data.

## MB84SD23280FA/MB84SD23280FE-70

- Toggle Bit Timings (During Embedded Algorithm)


Note : VA = Valid Address. Two read cycles are required to determine status. When the Embedded Algorithm operation is complete, the toggle bits will stop toggling.

## MB84SD23280FA/MB84SD23280FE-70

## - Bank-to-Bank Read/Write Cycle Timings



Note: Break points in waveforms indicate that system may alternately read array data from the "non-busy bank" while checking the status of the program or erase operation in the "busy" bank. The system should read status twice to ensure valid information.

## MB84SD23280FA/MB84SD23280FE-70

## - 8M SRAM for MCP 1.8 V

## 1. AC Characteristics

- Read Cycle (SRAM)

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Read Cycle Time | $t_{\text {RC }}$ | 70 | - | ns |
| Address Access Time | $t_{\text {AA }}$ | - | 70 | ns |
| Chip Enable ( $\overline{\mathrm{CE}} 1 \mathrm{~s}$ ) Access Time | tco1 | - | 70 | ns |
| Chip Enable (CE2s) Access Time | tco2 | - | 70 | ns |
| Output Enable Access Time | toe | - | 35 | ns |
| $\overline{\overline{L B}}, \overline{\mathrm{UB}}$ to Output Valid | tBA | - | 70 | ns |
| Chip Enable ('CE1s Low and CE2s High) to Output Active | tcoe | 5 | - | ns |
| Output Enable Low to Output Active | toee | 0 | - | ns |
| $\overline{\overline{L B}}, \overline{\mathrm{UB}}$ Enable Low to Output Active | tbe | 5 | - | ns |
| Chip Enable ( $\overline{\mathrm{CE}} 1 \mathrm{~s}$ High or CE2s Low) to Output High-Z | tod | - | 25 | ns |
| Output Enable High to Output High-Z | todo | - | 25 | ns |
| प̄匕, $\overline{\text { UB }}$ Output Enable to Output High-Z | tBD | - | 25 | ns |
| Output Data Hold Time | tor | 5 | - | ns |

Note: Test Conditions-Output Load:1 TTL gate and 30 pF
Input rise and fall times: 5 ns
Input pulse levels: 0.0 V to 1.8 V
Timing measurement reference level
Input: $0.5 \times \mathrm{Vccs}$
Output: $0.5 \times \mathrm{Vccs}$

## MB84SD23280FA/MB84SD23280FE-70

- Read Cycle (SRAM)


Note: $\overline{W E}$ remains High for the read cycle.

## - Write Cycle (SRAM)

| Parameter | Symbol | Value |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| Write Cycle Time | twc | 70 | - | ns |
| Write Pulse Width | twp | 55 | - | ns |
| $\overline{\mathrm{CE}} 1 \mathrm{~s}$ to End of Write | tcw1 | 55 | - | ns |
| CE2s to End of Write | tcw2 | 55 | - | ns |
| Address valid to End of Write | taw | 55 | - | ns |
| $\overline{\overline{L B}}, \overline{\mathrm{UB}}$ to End of Write | tsw | 55 | - | ns |
| Address Setup Time | $\mathrm{t}_{\text {AS }}$ | 0 | - | ns |
| Write Recovery Time | twr | 0 | - | ns |
| WE Low to Output High-Z | todw | - | 25 | ns |
| $\overline{\text { WE High to Output Active }}$ | toew | 0 | - | ns |
| Data Setup Time | tos | 30 | - | ns |
| Data Hold Time | toh | 0 | - | ns |

- Write Cycle*1 (WE control) (SRAM)

*1: If $\overline{\mathrm{OE}}$ is High during the write cycle, the outputs will remain at high impedance.
*2 : If $\overline{\mathrm{CE}} 1 \mathrm{~s}$ goes Low (or CE2s goes High) coincident with or after WE goes Low, the output will remain at high impedance.
*3: If $\overline{\mathrm{CE}} 1 \mathrm{~s}$ goes High (or CE2s goes Low) coincident with or before $\overline{\mathrm{WE}}$ goes High, the output will remain at high impedance.
*4 : Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.


## - Write Cycle ${ }^{* 1}$ ( $\overline{\mathrm{CE}} 1 \mathrm{~s}$ control) (SRAM)


*1: If $\overline{\mathrm{OE}}$ is High during the write cycle, the outputs will remain at high impedance.
*2: Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## MB84SD23280FA/MB84SD23280FE-70

## - Write Cycle*1 (CE2s Control) (SRAM)


*1: If $\overline{\mathrm{OE}}$ is High during the write cycle, the outputs will remain at high impedance.
*2 : Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## MB84SD23280FA/MB84SD23280FE-70

## - Write Cycle ${ }^{* 1}$ ( $\overline{\mathrm{LB}}, \overline{\mathrm{UB}}$ Control) (SRAM)


*1: If $\overline{\mathrm{OE}}$ is High during the write cycle, the outputs will remain at high impedance.
*2 : Because I/O signals may be in the output state at this Time, input signals of reverse polarity must not be applied.

## MB84SD23280FA/MB84SD23280FE-70

2. Data Retention Characteristics (SRAM)

| Parameter |  | Symbol | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max |  |
| Data Retention Supply Voltage |  |  | Vor | 1.0 | - | 1.95 | V |
| Standby Current | $\mathrm{V} \mathrm{DH}=1.8 \mathrm{~V}$ | Idos2 | - | 0.3 | 14 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Mode Time |  | tcor | 0 | - | - | ns |
| Recovery Time |  | tR | trc | - | - | ns |

Note : trc: Read cycle time

## - $\overline{\text { CE1s }}$ Controlled Data Retention Mode *1


$\mathrm{V}_{\mathrm{ss}} \longrightarrow$
*1: In $\overline{\mathrm{CE}} 1 \mathrm{~s}$ controlled data retention mode, input level of CE2s should be fixed Vccs to Vccs-0.2 V or V ss to 0.2 V during data retention mode. Other input and input/output pins can be used between -0.3 V to $\mathrm{Vccs}+0.3 \mathrm{~V}$.
*2: When $\overline{\mathrm{CE}} 1 \mathrm{~s}$ is operating at the $\mathrm{V}_{\mathbb{H}} \operatorname{Min}$ level, the standby current is given by IsB1S during the transition of $\mathrm{V}_{\mathrm{cos}}$ from Vccs Max to $\mathrm{V}_{\text {н }}$ Min level.

## MB84SD23280FA/MB84SD23280FE-70

## - CE2s Controlled Data Retention Mode*



* : In CE2s controlled data retention mode, input and input/output pins can be used between -0.3 V to $\mathrm{Vccs}+0.3 \mathrm{~V}$.


## MB84SD23280FA/MB84SD23280FE-70

PIN CAPACITANCE

| Parameter | Symbol | Test Setup | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Input Capacitance | Cin | $\mathrm{V}_{10}=0$ | - | - | 16.0 | pF |
| Output Capacitance | Cout | Vout $=0$ | - | - | 22.0 | pF |
| Control Pin Capacitance | Cin2 | $\mathrm{V}_{\mathrm{IN}}=0$ | - | - | 18.0 | pF |

Note : Test conditions $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$

■ HANDLING OF PACKAGE
Please handle this package carefully since the sides of package create acute angles.

## CAUTION

- The high voltage ( $\mathrm{V}_{\mathrm{ID}}$ ) cannot apply to address pins and control pins.


## MB84SD23280FA/MB84SD23280FE-70

■ ORDERING INFORMATION


## MB84SD23280FA/MB84SD23280FE-70

## PACKAGE DIMENSION



Dimensions in mm (inches).
Note : The values in parentheses are reference values.

## FUJITSU LIMITED


#### Abstract

All Rights Reserved. The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering. The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein. The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite). Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.


